Chips
Chip Design  
  Home
  Asic Design Flow
  Advanced Digital Design
  Timing Issues
  Verilog
  VHDL
  Simulation and Synthesis
  FPGA
  System Verilog
  => Data Types
  => Arrays and Queues
  => Operators
  PERL
  Contact
  Guestbook
Operators

Arithmetic Operators

*       +     Binary Addition

*       -      Binary Subtraction

*            Binary Multiplication

*       /        Binary Division

*       %     Binary Modulus

*       **      Power Operator

*       +     Unary Plus

*       -        Unary Minus

Increment / Decrement Operators

*       ++    Increment

*       --     Decrement

Logical Operators

*       &&    Logical AND

*       ||     Logical OR

*       !         Logical Negation

Bitwise Operators

*       &    Bitwise AND

*           Bitwise OR

*       ~      Bitwise Negation

*       ^    Bitwise XOR

*       ^~   Bitwise XNOR

*       &~   Bitwise NAND

*       |~   Bitwise NOR

Reduction Operators

*          Unary AND

*       |    Unary OR

*       ^    Unary XOR

*       ~^   Unary XNOR

*       ~&   Unary NAND

*       ~|   Unary NOR

Relational Operators

*       >      Greater than

*       <     Less than

*       >=      Greater than Equal to

*       <=      Less than Equal to 

Equality Operators

*       ==     Equality

*       !=     Inequality

*       ===    Case Equality

*       !==     Case Inequality

*       =?=    Wild Card Equality

*       !?=    Wild Card Inequality

Shift Operators

*       <<     Logical Left Shift

*       <<<    Arithmetic Left Shift

*       >>     Logical Right Shift

*       >>>    Arithmetic Right Shift

Assignment Operators

*       +=, -=, /=, *=, %=   

*       &=, |=, ^=

*       <<=, >>=, <<<=, >>>=

Concatenation Operator   { }

Replication Operator   { { } }

Conditional Operator   ? :

Set Operator   inside 

 

 
   
Today, there have been 7 visitors (8 hits) on this page!
This website was created for free with Own-Free-Website.com. Would you also like to have your own website?
Sign up for free